










 Copyright (c) 2008 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
<b>Title</b> <b>Terasic High-speed AD/DA Daughter Board</b>		
<b>Size</b> A	<b>Document Number</b> TOP	<b>Rev</b> 1.0
<b>Date:</b> Thursday, March 20, 2008 <b>Sheet</b> 1 of 4		



ADC DA[0..13] →  
ADC DB[0..13] →



Channel A Input, Channel A Data Output; Channel B Input, Channel B Data Output  
Channel A Input, Channel B Data Output; Channel B Input, Channel A Data Output  
Channel A/B Input, Channel A Multiplexed Data Format Output



terasic Copyright (c) 2008 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

**Title** Terasic High-speed AD/DA Daughter Board

**Size B** Document Number AD9248 14-Bit, Dual A/D Converter Rev 1.0

**Date:** Friday, March 21, 2008 **Sheet** 2 of 4

